A. Bara, P. Bazargan Sabet, R. Chevallier, E. Encrenaz, D. Le DĂ», P. Renault : “Formal Verification of Timed VHDL Programs”, Forum on Specification & Design Languages, FDL 2010, Southampton, United Kingdom, pp. 80-85, (IET) (2010)
P. Renault, P. Bazargan Sabet : “Capturing RC-Interconnect Effect in Crosstalk Analysis”, MIXDES 2005 - 12th International conference on Mixed Design of Integrated Circuits and Systems, Krakow, Poland, pp. 309-314 (2005)
P. Renault, P. Bazargan Sabet : “A Simplified Circuit to Model RC Interconnect”, WSEAS Transactions on circuits and systems, vol. 3 (3), pp. 431-436, (World Scientific and Engineering Academy and Society (WSEAS)) (2004)