BONAN José

PhD graduated
Team : CIAN
Departure date : 09/30/2008
https://lip6.fr/Jose.Bonan

Supervision : Hassan ABOUSHADY

Co-supervision : GREINER Alain

Conversion analogique-numerique Basse-Consommation pour Micro-Capteurs

In the context of an analog front end for a high-density memory composed of Micro-Electro-Mechanical Structures (MEMS) micro-cantilevers, there are severe constraints on the area and power consumption of the analog-to-digital converter. In this work, several ADC architectures targeting 7bits of resolution and 50kHz of bandwidth while occupying an active area less than 0.1mm2 and a power consumption less than 200uW, have been investigated. A Switched-Capacitor Sigma-Delta, a Continuous-Time Sigma-Delta and a Cyclic ADC have been designed, fabricated and measured. Systematic design procedure for the circuit synthesis and the automatic layout generation of a low-power ADC has been developed in the CAIRO+ analog design automation environment.

Defence : 09/29/2008

Jury members :

Pr. Piero Malcovati, Universite de Pavie, Italie [Rapporteur]
Pr. Pieter Rombouts, Universite de Gand, Belgique [Rapporteur]
Pr. Hervé Barthelémy, Universite Marseille III, France
Dr. Cyril Condemine, CEA-LETI, France
Dr. Christoph Hagleitner, IBM-Zurich, Suisse
Pr. Alain Greiner, UPMC, France
Dr. Marie-Minerve Louerat, UPMC, France
Dr. Hassan Aboushady, UPMC, France

Departure date : 09/30/2008

2003-2013 Publications

Mentions légales
Site map