SYLVESTRE Loic

PhD student at Sorbonne University
Team : APR
https://perso.lip6.fr/Loic.Sylvestre

Supervision : Emmanuel CHAILLOUX

Co-supervision : SEROT Jocelyn (CNRS/UCA/SIGMA)

Safe, expressive and efficient FPGA programming

FPGAs (Field-Programmable Gate Arrays) are reconfigurable digital circuits: their behavior can be customized by logic synthesis of specification at the so-called register transfer level (RT level), in hardware description languages such as VHDL or Verilog.

FPGAs are well suited to implement reactive systems, directly as synchronous circuits interacting with the external environment via I/O pins – the logic synthesizer ensuring that timing constraints are met, given the FPGA clock frequency.

FPGAs are also used to implement hardware accelerators ; however, RT-level descriptions of transformational systems (or “computations”) – with latencies of several clock cycles – are difficult to debug, maintain and manually optimize. High-Level Synthesis (HLS) offers a simpler way of expressing computations, using a programming language compiled at the RT level. The advantage of this approach is to keep the implementation details hidden from the programmer, leaving the compiler responsible for scheduling computations over time. However, this leads to a loss of control over temporal behavior and therefore safety and efficiency for the circuits generated. As embedded systems, especially those based on FPGAs, need to perform more and more computations, while interacting with their environment, this thesis proposes a programming model to combine hardware description (data-flow oriented) and general-purpose parallel computation (control-flow oriented) using a synchronous approach. This programming model forms the basis for the design and implementation of Eclat, a functional-imperative, parallel and synchronous programming language, compiled to VHDL. Eclat is sufficiently precise to describe synchronous circuits at the RT level. It facilitates the programming of hardware accelerators, with a clear and predictable temporal semantics by which to exploit time-space trade-offs. Any Eclat program is reactive, with a mechanism for embedding computations within programs and thereby mix computation and interaction. Eclat also offers shared memory (in the form of RAM blocks), with deterministic concurrency. It is used to develop programming abstractions such as algorithmic skeletons and virtual machine implementations for high-level languages. This address, at various levels, the need to run general-purpose algorithms within FPGA-based reactive embedded applications.

Defence : 11/25/2024

Jury members :

Marco Danelutto, Professeur, Università di Pisa [rapporteur]
Alan Schmitt, Directeur de Recherche, Inria Rennes [rapporteur]
Carlos Agon, Professeur, Sorbonne Université,
Emmanuel Chailloux, Professeur, Sorbonne Université
Jean-Louis Colaço, Ingénieur distingué, ANSYS
Mickaël Dardaillon, Maître de conférences, INSA Rennes
Laure Gonnord, Professeure, Grenoble INP
Jocelyn Sérot, Professeur, Univ. Clermont Auvergne

Departure date : 11/30/2024

2020-2024 Publications