Supervision : Guy PUJOLLE
Co-supervision : HADDADOU Kamel
Resilient and highly performant network architecture for virtualized data centers
The amount of traffic in data centers is growing exponentially and it is not expected to stop growing any time soon. This brings about a vast amount of advancements in the networking field. Network interface throughputs supported today are in the range of 40Gbps and higher. On the other hand, such high interface throughputs do not guarantee higher packet processing speeds which are limited due to the overheads imposed by the architecture of the network stack. Nevertheless, there is a great need for a speedup in the forwarding engine, which is the most important part of a high-speed router. For this reason, many software-based and hardware-based solutions have emerged recently with a goal of increasing packet processing speeds. The networking stack of an operating system is not conceived for high-speed networking applications but rather for general purpose communications.
In this thesis, we investigate various approaches that strive to improve packet processing performance on server-class network hosts, either by using software, hardware, or the combination of the two. Some of the solutions are based on the Click modular router which offloads its functions on different types of hardware like GPUs, FPGAs or different cores among different servers with parallel execution. Furthermore, we explore other software solutions which are not based on the Click modular router. We compare software and hardware packet processing solutions based on different criteria and we discuss their integration possibilities in virtualized environments, their constraints and their requirements. As our first contribution, we propose a resilient and highly performant fabric network architecture. Our goal is to build a layer 2 mesh network that only uses directly connected hardware acceleration cards that perform packet processing instead of routers and switches. We have decided to use the TRILL protocol for the communication between these smart NICs as it provides a better utilization of network links while also providing least-cost pair-wise data forwarding. The data plane packet processing is offloaded on a programmable hardware with parallel processing capability. Additionally, we propose to use the ODP API so that packet processing application code can be reused by any other packet processing solution that supports the ODP API.
As our second contribution, we designed a data plane of the TRILL protocol on the MPPA (Massively Parallel Processor Array) smart NIC which supports the ODP API. Our experimental results show that we can process TRILL frames at full-duplex line-rate (up to 40Gbps) for different packet sizes while reducing latency.
As our third contribution, we provide a mathematical analysis of the impact of different network topologies on the control plane’s load. The data plane packet processing is performed on the MPPA smart NICs. Our goal is to build a layer 2 mesh network that only uses directly connected smart NIC cards instead of routers and switches. We have considered various network topologies and we compared their loads induced by the control plane traffic. We have also shown that hypercube topology is the most suitable for our PoP data center use case because it does not have a high control plane load and it has a better resilience than fat-tree while having a shorter average distance between the nodes.
Defence : 02/07/2019 - 10h - Campus Pierre et Marie Curie, salle Jacques Pitrat (25-26/105)
Jury members :
Raouf BOUTABA, Université de Waterloo [Rapporteur]
Olivier FESTOR, Télécom Nancy [Rapporteur]
Djamal ZEGHLACHE, Télécom SudParis
Christian JACQUENET, Orange Labs
Michelle SIBILLA, Institut de Recherche en Informatique de Toulouse
Marcelo DIAS DE AMORIM, CNRS
Guy PUJOLLE, Sorbonne Université
M. Kamel HADDADOU, Gandi SAS
- D. Cerovic : “Resilient and highly performant network architecture for virtualized data centers”, thesis, defence 02/07/2019, supervision Pujolle, Guy, co-supervision : Haddadou, Kamel (2019)
- D. Cerovic, V. Del Piccolo, Ah. Amamou, K. Haddadou : “Improving TRILL Mesh Network’s Throughput Using Smart NICs”, 2018 IEEE/ACM 26th International Symposium on Quality of Service (IWQoS), Banff, Canada, pp. 1-2, (IEEE) (2019)
- D. Cerovic, V. Del Piccolo, Ah. Amamou, K. Haddadou, G. Pujolle : “Data Plane Offloading on a High-Speed Parallel Processing Architecture”, 2018 IEEE 11th International Conference on Cloud Computing (CLOUD), San Francisco, United States, (IEEE) (2018)
- D. Cerovic, V. Del Piccolo, Ah. Amamou, K. Haddadou, G. Pujolle : “Fast Packet Processing: A Survey”, Communications Surveys and Tutorials, IEEE Communications Society, vol. 20 (4), pp. 3645-3676, (Institute of Electrical and Electronics Engineers) (2018)
- V. Del Piccolo, D. Cerovic, K. Haddadou : “Synchronizing BRBs Routing Information to Improve MLTP Resiliency”, Med-Hoc-Net 2017, Budva, Montenegro (2017)
- D. Cerovic, V. Del Piccolo, Ah. Amamou, K. Haddadou : “Offloading TRILL on a programmable card”, Smart Cloud Networks & Systems (SCNS), Smart Cloud Networks & Systems (SCNS), Dubai, United Arab Emirates, (IEEE) (2016)