LIP6 CNRS Sorbonne Université Tremplin Carnot Interfaces
Direct Link LIP6 » News » PhD students
http://www-soc.lip6.fr/users/yaoli/

LI Yao

PhD graduated
Team : CIAN
Departure date : 06/30/2015
http://www-soc.lip6.fr/users/yaoli/
Supervision : Marie-Minerve LOUËRAT
Co-supervision : ISKANDER Ramy

Extending SystemC-AMS standard to Modeling, Design and Verification of Mixed-signal Systems

Mixed-signal applications are among the fastest growing market segments in the electronics and semiconductor industry. This is driven by the growth opportunities in mobile communication, networking, power management, automotive, medical, imaging, and security applications, which all require analog and mixed-signal (AMS) content. One bottleneck exists if the designs include analog components together with digital ones. Digital design has a well-defined, top-down design methodology, but AMS design has traditionally been an ad hoc custom design process, it is more time-consuming interactive process and fully based on designer’s expertise. The major difficulty is how to model the impact of circuit non-idealities and technology process variations on system- level performances.
In this thesis, we present an unified modeling, design and verification platform with a fast sizing and biasing methodology. The proposed methodology propagates the circuit-level non-idealities into system-level simulations in a very natural way. The methodology synchronizes SystemC-AMS TDF MoC and electrical circuit simulator (SPICE), which enables to mix non- conservative system-level model with conservative nonlinear circuit netlist. Besides, we explain how UVM-SystemC-AMS developed in the FP7 Verdi project, provides an unified methodology for the verification of systems having interconnected AMS, HW/SW. In order to explore the effectiveness of the proposed methodology, two case studies are investigated: a 3-stage 6-bit ADC pipeline and a voltage regulator for an implantable telemetric system. The problem of hierarchical design is illustrated in the 3-stage 6-bit ADC pipeline while the problem of system architecture with feedback loop is illustrated in the implantable telemetric system.
Defence : 06/17/2015 - 14h00 - Site Jussieu 55-65/211
Jury members :
M. Christoph GRIMM, Professeur, Kaiserslautern University of Technology [Rapporteur]
M. Ian O’CONNOR, Professeur, Ecole Centrale de Lyon [Rapporteur]
M. Ahcene BOUNCEUR, Maitre de Conférence HDR, Université de Bretagne Occidentale
M. Daniel SAIAS, Industrie, ASYGN
M. Hervé GUEGAN, Industrie, ASELTA
M. Dimitri GALAYKO, Maître de Conférences HDR, UPMC-LIP6
Me. Marie-Minerve LOUERAT, CNRS, HDR, UPMC-LIP6
M. Ramy Iskander, Maître de Conférence, HDR, UPMC-LIP6

2012-2015 Publications

 Mentions légales
Site map |