Accessit décerné au logiciel CORIOLIS VLSI CAD TOOLS

Coriolis est un outil de placement et de routage de circuits intégrés sur silicium développé au LIP6. Le projet a débuté en 2000 et concerne les sciences du numérique et des mathématiques. Le 5 février 2022, il a bénéficié d'un Accessit lors de la remise des prix science ouverte du logiciel libre de la recherche par le ministère de l’Enseignement supérieur, de la Recherche et de l’Innovation.

Alliance is a complete toolchain for vlsi design. It provides a vhdl compiler and simulator, logic synthetiser, automatic place & route and portable cmos library. It has been in used in research projects such as the 875K transistors StaCS superscalar microprocessor or the 400K transistors ieee gigabit hsl router. It has been actively developped during the 1990-2000 years and is maintained since. Its practical limit for one standard cell block (flat) is about 10K gates, above that limit you would need to use hierarchy and manually build a floorplan. Alliance is entirely written in C.
Coriolis was started in the year 2000 as a replacement for the place & route stage of Alliance. As such it is able to handle standard cells block (flat) of at least 150K gates. It was later extended to support analog design re-implementing the methodology introduced by the cian team of lip6 / su in cairo / cairo+. The tools have been designed from the ground up to support digital only, analog only or mixed circuits. Coriolis is written in a mix of C++ and Python.
Alliance / Coriolis is free software. All source code is realeased under the GPL license, except for Hurricane which is under LGPL and the Si2 lef / def parser drivers that are under Apache License, Version 2.0.

More details here

Contact :Marie-Minerve Louerat