Systematic Design Procedure for Q-Enhanced Integrated LC Filters

Diomadson Rodrigues Belfort, Nicolas Beilleau and Hassan Aboushady University of Paris VI, Pierre & Marie Curie LIP6 - SoC Laboratory

madson@asim.lip6.fr <u>http://www-asim.lip6.fr/~madson/</u>



Introduction

- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion



- There are more and more wireless standards for different usage.
- Portable devices need to be compliant with several standards with a limited power consumption.



University of Paris VI

4

Standards Frequency Bands



- Standards are spread over a large frequency band.
- Difficult to process all the standards with the same receiver.

wireless standard	frequency spectrum	channel spacing	data rate
Bluetooth	2400-2484 MHz	1MHz	1Mbps
Zigbee	2400-2484 MHz	5MHz	250kbps
WiFi	2400-2484 MHz	25MHz	54Mbps

Multi-Standard RF Receiver





- Introduction
- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion

ΣΔ Modulation Technique

Oversampled output signal and noise shaping.







- Introduction
- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion

Differential inductor simplified π model



Non-idealities due to the integration of a differential inductor are expressed in an electrical model.

Considering the π model for a differential inductor how can we simplify it to an expression suitable for the LC filter design ?

Parallel transformation of the π model



Quality Factor Enhancement





- Introduction
- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion

Q-enhanced LC filter design procedure





- Introduction
- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion

LC Filter Circuit Parameters

0.13µm CMOS technology.

$$\begin{split} \omega_{o} &= 2\pi f_{o} \text{ with } f_{o} = 2.442 \text{GHz} \\ \text{L} &= 5 \text{nH} (4 \text{ turns}, \text{w} = 12 \mu \text{m}, \text{s} = 10 \mu \text{m}) \\ \text{Capacitors are ideal.} \\ Q_{o} &= 15 \\ \text{V}_{dd} &= 0.6 \text{V} \text{ and } \text{V}_{ds_{o}} = 0.3 \text{V} \end{split}$$

Filter has been redesign for different quality factors.



Total Impedance for different values of Q

CAIRO+ allows to design easily LC filters with different specifications.



CAIRO+ output Spice netlists are used to verify the generated circuits.



- Introduction
- ΣΔ Modulators
- Differential inductor simplified π model
- Automatic design procedure based on CAIRO+
- Simulations Results
- Conclusion



A systematic design procedure based upon on the inductor π model and the BSIM3v3 transistors model has been presented.

Parallel model of inductor losses for the negative resistance sizing and series model for the capacitance value have been used in the CAIRO+ Design Environment.

Several designs have been presented to demonstrate the validity of this approach.

Thank you !