FOSS for Free HW with Japanese technology process

Naohiko Shimizu

School of Information and Telecommunication Engineering Tokai University

1



Outline

- Introduction and Motivation
- NDA less fabrications
- Our Idea
- Experiments
- Conclusion



Introduction


- Make: movement attracts people
 - Diversity induces nice ideas
 - More people, more idea!
- We want Democratizing VLSI making

– Induce diversity!


- More people, more idea!
- Not only digital but mixed signal!



More people, more idea Make: movement




More people, more idea Democratize VLSI Making





Problems in VLSI Design




6

EDUCATIONAL SYSTEM

ASIC Design Trend


- Migration will not replace completely!
- Longtails for every processes.
- > 70% for >= 130nm in
 2013
 - Estimation: 70% for >= 90nm in 2018.




FPGA as ASIC Alternatives Past & Future, EETimes 2014



More people, more idea Make: movement



Toward MakeLSI:



Motivation and Background

- NDA prevent us to share our experiences on VLSI design
 - cf. Open source software projects success with the sharing knowledge among contributors.
- Costly EDA tools prevent beginners to try even with a small design
- Most of FOSS EDA tools had stopped their developments.
- We want "Make:" movement for VLSI!



MakeLSI: project by Prof.Akita

- NDA Free VLSI fabrication
 - Search fabrication company without NDA
 - Migration from virtual layout to NDA based one
- VLSI making community
 - Mutual support between users
 - Collect use cases with FOSS or free to use EDA tools

Slides from Prof. Akita will be



MakeLSI - Outline

- Know-how Sharing
 - Freeware CAD
 - Basic Knowledges
- Community
 - 100+ in ML
 - LSI Specialists & Non-specialis
 - No Qualification for Contribution
- NDA-Free Fabrication
 - Lambda-rule ~1[um]

(2) 「2000年~ A-A 2011年1月1日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日		
コールトウアウションを作成 金 「いいね」」しています。 基本データ 写真 いいね」 もっと見る。	5/20-2 m	
■ 後発 □ 写真・動画 □ クーボン、イベントなど	〇〇〇/ 匝 製造方法 - PukiWiki ×	h
最近どんなことがあった?	← → C f ifdl.ec.t.kanazawa-u.ac.jp/make_lsi/index.php%C0%BD%C2%A4%CA% ☆ 🎗	9 =
 LSI: Make LSIさんが新しい写真2枚を追加しまし 昨日 a 15 で 今回の試作で集まった10種類の回路を仮に配置する チップつくります。 	LSI: 製造方法	
	http://ifdl.ec.t.kanazawa-u.ac.jp/make_lsi/index.php?%C0%BD%C2%A4%CA%FD%CB%A1 [トップ] [編集 凍結 差分 パックアップ 添付 リロード] [新規 一覧 単語検索 最終更象	÷1.0
1 000 100 100 100 100 100 100 100 100 1		
	・ 北小県学術研究部市の本局研究センターのクリーンルームを利用してLSFをセロから作れる、 ・北小県学術研究部市の本局研究センターのクリーンルームを利用してLSFをセロから作れる、 ・オンパータイン・ ・オンパータイン・ ・ローンルームを利用してLSFをセロから作れる、 ・コン・ ・ローンルームを利用してLSFをセロから作れる、 ・コン・ ・ローンルームを利用してLSFをセロから作れる、 ・コン・ ・ローン・ ・ ・	ハ(2 るの ロエが
ecialis	2006-01-15 ・「1回つくったらいくら」というのが計算しにくい ・Heip 2016-01-09 設計とれるDは自動で用意しないといけない 2006-01-09 説剤として現地で作業する(二利実時間が結構長い) ・PuteWiki 説剤として現地で作業する(二利実時間が結構長い) PuteWiki 製造工程が呼作業のため、特性が結構ばちつく。機能な話、失敗することもある。 2005-01-12 2005-01-12	1
Solutio	PukiWiki/1.4	
ibutio	2005-09-11 InterWikkGand onterWikkGand interWikkGand interWikkBane in	6
	利点 *	
	• P板.comのように、設計だけすれば、あとは製造をまるまる外注できる	
	欠点 †	

http://ifdl.jp/make_lsi

TOKAI UNIVERSITY EDUCATIONAL SYSTEM


Junichi Akita:AVIC2016

MakeLSI: - Tools

 Layout Tool: Wgex by Prof. Asada @ U.Tokyo

– Circuit Extraction & DRC

- Circuit Simulator: LTspice / Spice3
- Logic Synthesize & P&R: Alliance
- Commonly Used in Project
 - Sharing Know-hows in usage and design
 - Integrating & Sharing IPs





MakeLSI: - Fabrication

 Fabrication Trials with Multi Chip Project at Kitakyushu's Facilities


– CMOS 2[um], 2AI Technology, NDA-Free

- (Preparing) Phenitec Semiconductors's Shuttle
 - CMOS 0.6[um], 3AI Technology
 - NDA-Free Design Rule based on Kitakyushu's Rule, shrinking x0.3
- (Future) minimalfab by AIST, Japan

– 0.5in wafer, Mask-less exposure, 1week TAT

MakeLSI: - IPs

- Sharing on GitHub
 - Standard Logic Cells
 - Analog IPs (OPA, BGR)
 - MOS TEGs
- OSHW (Open Source Hardware)
 NDA-Free Design Rule
 - = NDA-Free IP







Junichi Akita:AVIC2016


MakeLSI: - 1st Trial in 2015

- 8 Contributors
 - Free fee, Open & Share Contents
 Saw Oscillator

☑MOSFET TEGs

✓Timer"555"

- 11 Circuits
 - Kilburn Adder
 - Guitar Effector
 - 1bit CPU
 - -4-16 Decoder
 - Ring VCO, LC-VCO, BGR
- Wide Variety, Passionate Activit






MakeLSI: - 2nd Trial in 2016

⊡GoldCoder

✓Inverter, FA

✓Timer"555"

- 11 Contributors
 - Free fee, Open & Share Contents ☑R-2R DAC
- 12 Circuits
 - ALU
 - Guitar Effector
 - RingOSC
 - PSG
 - Delta-sigma ADC
- Wide Variety, Passionate Activity



Junichi Akita: AVIC2016



Distributed IP Development

- Framework=NDA-Free, Common-Technologies/Tools
- Rapid IP Development
 - Developed by lots of contributors
 - Possible Low Quality (bugs, errors, ...)
 - Quality can be improved by contributors,
- Cf. OSS (Open Source Software; Linux, etc.)
 - Quality will be rapidly improved by contributors
 - Contributors' passions for development & improvement (user community)
 - Open framework (source code, license, ...)required

 Junichi Akita:AVIC2016

Our Challenge

- Use NDA free fabrication
- Use symbolic layout as a virtual layer
- Make our own virtual PDK
 - Prof. Akita used FAIS's as a virtual PDK
 - FAIS rules are too difficult because of process stability
 - New virtual $1\mu m$ rules is written by community



NDA free fabrication


- Kitakyushu FAIS fabrication
 - $-2\mu m$ old tech. without NDA
 - Based on this technology Prof.Akita organizes
 "MakeLSI:" community.
- MOSIS SCMOS
 - Scalable CMOS design rules available
 - MOSIS will convert GDS for vendor rules
 - Currently only $0.5\mu m$ ON Semi process is available.



Kitakyushu FAIS VLSI foundry

- FAIS provides OLD, but NDA free, low cost CMOS fabrication opportunity
- 2.0µm 2M

We start our efforts with this fabrication facility






Symbolic layout efforts

- Lambda rules
 - Based on scaling theory back to Mead and Conway 1981.
 - Every rules are denoted based on the unit lambda.
 - MOSIS provides SCMOS Rules publicly
- Alliance from UPMC, France symbolic rules
 - Lambda with micron based modification
 - Symbolic segments will be converted with multiple segments with database
 - NDA segments can be hidden from symbolic layer.



Symbolic Layout Tools

- Qflow
 - Verilog entry
 - Place/route
 - STA
 - SCMOS rules
 - GDS2 output



- OSU standard cells for AMI $0.35 \mu m$
- Alliance/Coriolis




SCMOS Rules

- MOSIS settles SCMOS design rules.
 - The rules is open and published on their web.
 - The rules described on lambda as below.

SCMOS I	Layout Ru	les - Active
---------	-----------	--------------

Rule	Description	Lambda		
Traic	Description		SUBM	DEEP
2.1	Minimum width	3 *	3 *	3
2.2	Minimum spacing	3	3	3
2.3	Source/drain active to well edge	5	6	6
2.4	Substrate/well contact active to well edge		3	3
2.5	Minimum spacing between non-abutting active of different implant. Abutting active ("split-active") is illustrated under Select Layout Rules.	4	4	4






Alliance: Symbolic to real layout translation

- NMOS Transistor translation example
- Layers
 - Poly
 - NDIF
 - Active

Implant


– Vth imp.^{Ls=3}






My Chips fully layouted with Alliance

 All these chips are fabricated with VDEC shuttle. <u>http://www.vdec.u-tokyo.ac.jp/</u>



We used NDA based design rules for these chips.







Experiments


- Virtual Layout against SCMOS DEEP
 - Design cell library : nsxlib
 - Write Alliance symbolic to real translation table
 - Write Alliance design rules check deck
 - Write symbolic IO cells
- NDA based real layout
 - Write Alliance symbolic to real translation table
 - Write Alliance design rules check deck
 - Merge vendor frame GDS with generated GDS








Symbolic layout with nsxlib





31

NDA based GDS design flow



Problems on Phenitec chip

 Phenitec has tighter design rules than SCMOS

- Adjust 'nsxlib' to be compatible with both.


 Alliance could not read the GDS2 for PAD and frame by Phenitec

- Use 'klayout' to merge GDS2s

- PAD alignment is not even.
 Manually place and route the PADs
- IO cell area is too small! Create new cells.




Fabrication Trial for Phenitec 0.6µm process





Fabrication Trial 2 for Phenitec 0.6µm process





Conclusion

 VLSI design flow and methodology without NDA is proposed

– fabricated chips with Phenitec $0.6\mu m$ process

- We started to discuss on 0.35µm chip with Phenitec
- We are expanding this method for deeper processes.
- Alliance based symbolic layout is practical for our goal.

