RAPID-2, An Object Oriented Associative Memory Applicable to Genome Data Processing

Denis Archambaud, Pascal Faudemay
MASI Laboratory - UPMC
4 place Jussieu, 75252 Paris Cedex 05, France
email : archambaud@masi.ibp.fr

Abstract

The RAPID-2 system is a set-associative memory organized into virtual circuits. Such an architecture implies a high flexibility for data storage (structured data with various types and sizes are supported), and a high-speed execution possibilities since set associativity involves massive parallelism and an SIMD organization.

These two features make Rapid-2 a general purpose circuit that can speed-up applications needing parallel processing over data. Some genome specific applications can benefit from Rapid-2 to make possible some tasks that required too much execution time so far.

DNA or proteins sequences alignment is a very important application in nowadays research in biology. Standard sequences alignment usually entails software implementation with disastrous execution time (typically one year). A parallel implementation can solve such a problem. We present the Rapid-2 circuit architecture and functionalities and we detail the implementation of genome sequences alignment. We programmed different algorithms with progressive complexity, adapted to different contexts and requirements.

The first method we programmed is a mere distance calculation between a pattern and a sequence. This distance correspond to the number of pairs to change or delete or insert in the pattern to make it matching with the reference sequence. This method needs n^2 comparisons (n being the number of pairs in the sequence), a systolic implementation using Rapid-2 parallelism reduces the complexity to 2.n comparisons. We then improved the distance formula to run the Needleman-Wunsch algorithm with gap detection and pair phases calculation. The Dayhoff mutation matrix encoding the distance between all possible pairs can be handled in the circuit with high parallelism. Such complex formulas entirely run in the memory, with minimum transfer between the host computer and the memory. Execution time evaluations of all these methods are presented. We consider that Rapid-2 could improve nowadays software implementation of a factor 100.

I - Introduction

Many data processing applications need intensive calculation over numerous data. This is the case for knowledge bases, large databases, genomics, image processing and many more topics. To increase the calculus power, we can either improve the performances of processors themselves - but this implies to build a new computer and all its relevant architecture - or design a system that could be connected to a computer and would speed-up its operations. The advantages of the second solution is its low-price conception and the possible compatibility with multiple workstation types.

Associative memories are based on an access to the data depending on their content rather than their address. Parallelism involved in such memories is based on an SIMD organization (Simple Instruction for Multiple Data): the memory is composed of an arbitrary number of identical cells executing the same instruction in parallel. Opposite to the Content Addressable Memories (CAM) which only perform equality comparisons, associative memories perform complex retrieval (data selection according to its content) and calculations in parallel. Such an architecture is cascadable, it is possible to enlarge its capacity with future technologies. Associative memories do not support structured data with various types and sizes. Architectures designed so far with such a concept are dedicated to specific applications as artificial intelligence circuits [Ogura 89].

Set-associative memories allow to perform parallel calculations with faster requests over data. Hashing is used to determine the storage location of data depending on their content, the memory is divided into sets containing data with same hashing value. This implies a reduced access time to a peculiar data since the selection only occurs in one set. Set-associative memory is used for many specific applications, such as accelerators for electronic dictionaries [Motomura 90]. However, classical set-associative memories only support one type of data and one type of query.

Rapid-2 is an object oriented set-associative memory composed of VLSI components. The user can program the circuits and send it requests or operations which will be executed in parallel. Such a system accelerates tasks needing some parallel processing over data. Architectures built so far have been massively applied to specific contexts (cache management, dictionaries, AI...). This partly results from small memory capacities and from the fact that no data structures were supported. The Rapid-2 memory space is organized into virtual circuits allowing to store structured data with different types and sizes. The flexibility of the Rapid-2 system gives it a general capability for calculus acceleration in a data parallel approach.

Genome applications is a major scientific challenge which implies very large amounts of calculation. The main genome application consists in performing the alignment of proteins or DNA sequences, i.e. evaluating distances between substrings of two sequences. Such a task is well adapted to Rapid-2 since it requires a massive processing over data. Nowadays algorithms have a redhibitory execution time with software implementation on workstations (typically one year, [Gonnet 92]). As the genome global database grows day after day, more and more alignments are needed. With too slow processing, alignment could become the bottleneck of the on-going research in bio-chemistry, an hardware accelerator could solve this execution time problem.

Rapid-2 can be programmed in accordance to the sequence alignment method used in genomics research, any specificity or modification in the algorithm can be applied when using the circuit. We programmed some known algorithms, from the mere distance calculation to the Needleman-Wunsch algorithm with Dayhoff mutation matrix utilization [Needleman 70].

We first present the Rapid-2 circuit architecture and functionalities, its logical and physical organization, its main devices connected with this special architecture, and the instruction set. We then present the implementation of the distance calculation with program listing and time analysis. More specific genome calculation algorithms with progressive complexity are then discussed.

II - Circuit Organization and Functionalities

The Rapid-2 system is a memory board intended to be connected to a host computer. This memory supports structured data and performs massively parallel operations upon stored data. We present in that chapter the logical organization of the system (regardless the hardware constraints), and the functionalities related to such an architecture.

Data Hierarchy

The memory can be seen as an array in which each column (called a cell) contains 64 words, and each line (called a page) is made up of a word of each cell. Thus, there are 64 pages in the memory, and far more cells. The capacity of a N cells memory is 64.N words. The word size is 52 bits : 32 data bits plus 20 tag bits, tags are flags dedicated to a data word, it enables to manage structured data and to record some events on a data.

The data stored in the memory are structured into a seven-level hierarchy which names are (from top level to the bottom) container, segment, set, data, block, element and word.

- **Data** is the atomic object that the user can store in the memory. It is composed of one block in monoblock mode, and of an arbitrary number of blocks in multiblock mode.

- **Set** - a set is composed of a number of successive pages. When storing data in the memory, an hashcode is calculated from a key (usually a part of the datum). The data are always stored in the set corresponding to their hashcode (this is the set-associative approach).

- **Block** is a datum or a part of a datum contained in one cell. In monoblock mode, each block is a datum.

- **Element** is a subdivision of a datum identified by an element-number (5 bits in the tag). The user defines the element-number of each word and can run selections upon them.

- **Container** is a virtual circuit in which the user defines the structure (size of a set, number of sets, and consequently number of possible hash values). Completely different data can be stored in Rapid-2 in different containers with different storage format. A container is accessed by its first page number. The maximum number of containers is 32.

- **Segment** is a subdivision of a container, identified by a segment-number (5 bits in the tag). The user can manage segments as containers having the same number of sets.



Figure 1 - Paginated structure of the Rapid-2 memory

The user accesses a container by indicating the number of its first page. The segment is accessed by a selection upon the segment number. The set is accessed by hashing a key. The peculiar word of a data is accessed by an offset. The address formula for a page access is then :

*page number = container's first page + set number * block_size + offset*

where the set number is the hash code, the block size is the number of pages of a set.

In order to optimize the access speed, the user indicates directly *page = container's first page + offset,* the formula is then *page number = page+ set number * block_size* . Block size can only be an integer power of 2, from 2 to 32, so that the multiplication is performed by a mere logical shift. Figure 1 shows the structure levels in some containers.

Data types

Different data types can be stored in the circuit, this can be considered as a part of the data structure since the physical storage format depends on the data type. Data type is not connected with data hierarchy (except for texts), it can be different from a word to another in the same block. Rapid-2 can deal with four different data types:

- **Integers** - the 32 data bits are used to store a signed integer from -2,147,483,648 to +2,147,483,647. The most significant bit is used to code the sign (0 means negative, 1 means positive). This implies simplifications when carrying out comparisons since a signed integer and an unsigned integer are equally ordered (i.e. comparing two signed integers as unsigned integers yields a correct result).

- **Bytes** - the 32 data bits are divided into four 8-bit unsigned integers. The cell architecture is designed to perform fundamental operations (addition, substraction...) upon four bytes as upon one 32-bit integer - in other words, when dealing with bytes, the parallelism is multiplied by four.

- **Trits** - a trit is a "trinary digit", i.e. a digit equal to one of the three possible states true, false, or unspecified. Each 32 trits value requires two words : the first 32 bits code the value (true/false) and the following 32 bits code the mask (specified or not). Such a format implies specific logical operations and hashing.

- **Text** - the data words are used to store successive bytes of a text. The format is equivalent to the type Byte, however text implies a special storage format in the data structure : a block occupies always 2 pages, contains 8 characters. In that mode, data, set, and hashing are not available. The text is wrapped, this means that blocks are stored from the left cell to the right, when the last right cell is reached, the following blocks are stored on the two pages below. This data type has been implemented to make Rapid-2 able to store efficiently long texts, since this is a very common object in databases.

Cell Functionalities

The cell is the associative unit, it means that the most optimized it will be (concerning size and consumption), the greater shall be the number of cells. Therefore, the cells contain neither sequencer nor instruction-decoder nor devices that could be shared between cells. The cell actually contains a register file (64 words of 52 bits), auxiliary registers (addressable by the user as 4 auxiliary pages for temporary operations), an arithmetical and logical unit (ALU) performing integer addition and substraction and standard logical operations, a token unit (which will be explained further), some shifters mounted on the auxiliary registers, a very simple address driver, and a limits management unit (cf hashing capabilities).

The identical cells in memory receive the same orders from a sequencer generating a Single Instruction for Multiple Data in the cells (SIMD organization). The parallelism factor is equal to the number of cells in the memory. Each cell can either handle internal operations, or exchange data with its neighbors, or exchange data with the user via the data bus. When dealing with characters or 8-bit integers, each 32-bit cell is composed of four 8-bit virtual cells so that the parallelism is multiplied by a factor 4.

The cells are connected by a monodimentional mesh. We shall consider an horizontal connection in which the "first cell" is on the uttermost left, and the "last cell" is on the uttermost right. We can therefore define some oriented actions, as shifting operations consisting in transferring a datum from a cell to its right or left neighbor.

The cell interface is composed of an address bus (to code the page number), a data bus, and two 52-bit mesh for shifting data, one connected to the previous cell and one connected to the next cell. The token state is also output to the token trees.

Token unit

Each cell has a token which is a flag that determines whether the cell is active or not while executing an instruction. This device is necessary, due to the SIMD organization of the system : the single instruction is sent in all the cells but executed only in the ones whose token is set. Therefore, each action in the memory is a succession of cell selections (token affectations) and operation executions.

Since the token unit involves important capabilities in such an architecture, it is a complex part of the circuit. The tokens can be affected regarding the result of a comparison on data or tag, so that it can indicates the positions of searched words or the positions related to the structure (i.e. data beginning/end). Token transformations are possible too, such as shift left, shift right, propagation, tokens copying into a tag bit, or tokens derivation. Some of these transformations are performed by binary trees connected to all the tokens : an Anderson tree [Anderson 74] is used to perform arbitration (i.e. find first/last set token), an *or* tree indicates whether one token at least is set or not, some trees are also implemented to perform local propagation (limited to one datum).

Hashing capabilities

Hashing provides a way to increase the time performances when searching in the memory. Searching a word in a container without hashing device would imply comparisons with all the words of all the pages. Hashing reduces the number of pages to search in because it places similar data in a given page. More precisely, a container is divided in sets. When storing a datum, the hasher yields an hashcode from its key (i.e. some words representative of the datum), the datum is then stored in the set whose number is determined by the hashcode. When looking for a datum in that container, its hashcode indicates in which set we have to search. In Rapid-2, hashing is carried out by hardware and can be parameterized by the user. The hashcode size can be defined from 1 bit (2 sets) to 5 bits (32 sets). Two hash types are available: folding and intervals.

Folding is a *xor* function of different bits of the key which returns a bitstring. Four variants of the function can be used, depending on the distribution of the *hot bits* (i.e. the bits which probability to be different from one key to another is the highest). This ensures the best hashcodes distribution and therefore the highest sets filling efficiency.

When hashing by intervals, the data range is divided into intervals, thus the hashcode is the number of the interval which includes the key. Each cell can store one limit (and the corresponding hashcode), so that the key is compared in parallel with all the limits. The first successful comparison on the left is then selected and the corresponding hash-code is yielded. Several limits sets can be stored in the Rapid-2 system, the user can therefore define different hashing functions adapted to the data specificities.

Instruction set

A high-level instruction set makes Rapid-2 easy to interface with a software layer. An instruction is a 32-bit word sent to the circuit and interpreted by an hardware sequencer that generates commands for the cells. Figure 2 presents the instruction set.

Instruction COPY is able to transfer a datum from a cell to the next or previous one. This possibility is very important because it enables the programming of systolic algorithms, usually applied to bidimensional problems (Rapid-2 memory can easily encode a bidimensional array). The program presented in chapter V uses a systolic method to solve a bidimensional problem.

INSTRUCTION SET

Update instructions

LOAD :	following data are stored into the circuit
MODIFY :	selected data are replaced in parallel
SUPPRESS :	selected data are suppressed
INSERT :	each data is inserted after its predecessor
CHANGE-LIMITS :	loads limits for hashing by intervals

Retrieval instructions

SELECT :	selects the data which satisfy some data value
TAG-SELECT :	selects the data which satisfy some tag values
READ :	returns the previously selected data with their tags

Redistribution instructions

REHASH :	calculates a new hashing value for each data
REDISTRIBUTE :	redistributes data between sets after re-hashing

Integer arithmetic and binary operations

AGGREGATE :	calculates an aggregate (count, sum, min, max) on virtual classes
OPERATION :	performs an arithmetic or binary operation on a page in parallel (add, sub, mul, div, shift, rotate, and, or, xor, not, comparisons)

Register copying

ALTER-TOKEN :	operation on tokens, such as shift, propagate, set, reset...
COPY :	copies an element of a selected data into a register, and conversely
MOVE-CONT :	moves a container towards empty pages (containers reorganization).

Figure 2